nintendo-back-up/Ryujinx
1
0
Fork 0
mirror of https://git.zaroz.cloud/nintendo-back-up/Ryujinx.git synced 2025-12-14 14:32:41 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
Files
1a888ae0871c5ef590c92b992b87f01f05a19637
Ryujinx/ARMeilleure/Decoders
History
merry 6a1a03566a T32: Implement load/store single (immediate) (#3186) 
* T32: Implement load/store single (immediate)

* tests

* tidy formatting

* address comments
2022-04-21 01:25:43 +02:00
..
Optimizations
…
Block.cs
…
Condition.cs
…
DataOp.cs
…
Decoder.cs
Decoder: Exit on trapping instructions, and resume execution at trapping instruction (#3153)
2022-03-04 23:16:58 +01:00
DecoderHelper.cs
…
DecoderMode.cs
…
InstDescriptor.cs
…
InstEmitter.cs
…
IntType.cs
…
IOpCode32.cs
…
IOpCode32Adr.cs
…
IOpCode32Alu.cs
…
IOpCode32AluBf.cs
…
IOpCode32AluImm.cs
…
IOpCode32AluReg.cs
…
IOpCode32AluRsImm.cs
…
IOpCode32AluRsReg.cs
…
IOpCode32AluUx.cs
…
IOpCode32BImm.cs
…
IOpCode32BReg.cs
…
IOpCode32Exception.cs
…
IOpCode32HasSetFlags.cs
…
IOpCode32Mem.cs
…
IOpCode32MemEx.cs
…
IOpCode32MemMult.cs
…
IOpCode32MemReg.cs
…
IOpCode32Simd.cs
…
IOpCode32SimdImm.cs
…
IOpCode.cs
…
IOpCodeAlu.cs
…
IOpCodeAluImm.cs
…
IOpCodeAluRs.cs
…
IOpCodeAluRx.cs
…
IOpCodeBImm.cs
…
IOpCodeCond.cs
…
IOpCodeLit.cs
…
IOpCodeSimd.cs
…
OpCode32.cs
T32: Implement B, B.cond, BL, BLX (#3155)
2022-03-04 23:05:08 +01:00
OpCode32Alu.cs
…
OpCode32AluBf.cs
…
OpCode32AluImm16.cs
…
OpCode32AluImm.cs
…
OpCode32AluMla.cs
…
OpCode32AluReg.cs
…
OpCode32AluRsImm.cs
…
OpCode32AluRsReg.cs
…
OpCode32AluUmull.cs
…
OpCode32AluUx.cs
…
OpCode32BImm.cs
…
OpCode32BReg.cs
…
OpCode32Exception.cs
…
OpCode32Mem.cs
…
OpCode32MemImm8.cs
…
OpCode32MemImm.cs
…
OpCode32MemLdEx.cs
…
OpCode32MemMult.cs
…
OpCode32MemReg.cs
…
OpCode32MemRsImm.cs
…
OpCode32MemStEx.cs
…
OpCode32MsrReg.cs
…
OpCode32Sat16.cs
…
OpCode32Sat.cs
…
OpCode32Simd.cs
…
OpCode32SimdBase.cs
…
OpCode32SimdBinary.cs
…
OpCode32SimdCmpZ.cs
…
OpCode32SimdCvtFI.cs
…
OpCode32SimdDupElem.cs
…
OpCode32SimdDupGP.cs
…
OpCode32SimdExt.cs
…
OpCode32SimdImm44.cs
…
OpCode32SimdImm.cs
…
OpCode32SimdLong.cs
…
OpCode32SimdMemImm.cs
…
OpCode32SimdMemMult.cs
…
OpCode32SimdMemPair.cs
…
OpCode32SimdMemSingle.cs
…
OpCode32SimdMovGp.cs
…
OpCode32SimdMovGpDouble.cs
…
OpCode32SimdMovGpElem.cs
…
OpCode32SimdReg.cs
…
OpCode32SimdRegElem.cs
…
OpCode32SimdRegElemLong.cs
…
OpCode32SimdRegLong.cs
…
OpCode32SimdRegS.cs
…
OpCode32SimdRegWide.cs
…
OpCode32SimdRev.cs
…
OpCode32SimdS.cs
…
OpCode32SimdSel.cs
…
OpCode32SimdShImm.cs
…
OpCode32SimdShImmLong.cs
…
OpCode32SimdShImmNarrow.cs
…
OpCode32SimdSpecial.cs
…
OpCode32SimdSqrte.cs
…
OpCode32SimdTbl.cs
…
OpCode32System.cs
…
OpCode.cs
…
OpCodeAdr.cs
…
OpCodeAlu.cs
…
OpCodeAluBinary.cs
…
OpCodeAluImm.cs
…
OpCodeAluRs.cs
…
OpCodeAluRx.cs
…
OpCodeBfm.cs
…
OpCodeBImm.cs
…
OpCodeBImmAl.cs
…
OpCodeBImmCmp.cs
…
OpCodeBImmCond.cs
…
OpCodeBImmTest.cs
…
OpCodeBReg.cs
…
OpCodeCcmp.cs
…
OpCodeCcmpImm.cs
…
OpCodeCcmpReg.cs
…
OpCodeCsel.cs
…
OpCodeException.cs
…
OpCodeMem.cs
…
OpCodeMemEx.cs
…
OpCodeMemImm.cs
…
OpCodeMemLit.cs
…
OpCodeMemPair.cs
…
OpCodeMemReg.cs
…
OpCodeMov.cs
…
OpCodeMul.cs
…
OpCodeSimd.cs
…
OpCodeSimdCvt.cs
…
OpCodeSimdExt.cs
…
OpCodeSimdFcond.cs
…
OpCodeSimdFmov.cs
…
OpCodeSimdHelper.cs
…
OpCodeSimdImm.cs
…
OpCodeSimdIns.cs
…
OpCodeSimdMemImm.cs
…
OpCodeSimdMemLit.cs
…
OpCodeSimdMemMs.cs
…
OpCodeSimdMemPair.cs
…
OpCodeSimdMemReg.cs
…
OpCodeSimdMemSs.cs
…
OpCodeSimdReg.cs
…
OpCodeSimdRegElem.cs
…
OpCodeSimdRegElemF.cs
…
OpCodeSimdShImm.cs
…
OpCodeSimdTbl.cs
…
OpCodeSystem.cs
…
OpCodeT16.cs
…
OpCodeT16AddSubImm3.cs
…
OpCodeT16AddSubReg.cs
…
OpCodeT16AddSubSp.cs
…
OpCodeT16Adr.cs
…
OpCodeT16AluImm8.cs
…
OpCodeT16AluImmZero.cs
…
OpCodeT16AluRegHigh.cs
…
OpCodeT16AluRegLow.cs
…
OpCodeT16AluUx.cs
…
OpCodeT16BImm8.cs
Decoders: Fix instruction lengths for 16-bit B instructions (#3177)
2022-03-05 16:20:24 +01:00
OpCodeT16BImm11.cs
Decoders: Fix instruction lengths for 16-bit B instructions (#3177)
2022-03-05 16:20:24 +01:00
OpCodeT16BImmCmp.cs
…
OpCodeT16BReg.cs
…
OpCodeT16Exception.cs
…
OpCodeT16IfThen.cs
…
OpCodeT16MemImm5.cs
…
OpCodeT16MemLit.cs
…
OpCodeT16MemMult.cs
…
OpCodeT16MemReg.cs
…
OpCodeT16MemSp.cs
…
OpCodeT16MemStack.cs
…
OpCodeT16ShiftImm.cs
…
OpCodeT16ShiftReg.cs
…
OpCodeT16SpRel.cs
…
OpCodeT32.cs
T32: Implement ALU (shifted register) instructions (#3135)
2022-02-22 19:11:28 -03:00
OpCodeT32Alu.cs
T32: Implement ALU (shifted register) instructions (#3135)
2022-02-22 19:11:28 -03:00
OpCodeT32AluImm.cs
T32: Implement Data Processing (Modified Immediate) instructions (#3178)
2022-03-06 22:25:01 +01:00
OpCodeT32AluRsImm.cs
T32: Implement ALU (shifted register) instructions (#3135)
2022-02-22 19:11:28 -03:00
OpCodeT32BImm20.cs
T32: Implement B, B.cond, BL, BLX (#3155)
2022-03-04 23:05:08 +01:00
OpCodeT32BImm24.cs
T32: Implement B, B.cond, BL, BLX (#3155)
2022-03-04 23:05:08 +01:00
OpCodeT32MemImm8.cs
T32: Implement load/store single (immediate) (#3186)
2022-04-21 01:25:43 +02:00
OpCodeT32MemImm12.cs
T32: Implement load/store single (immediate) (#3186)
2022-04-21 01:25:43 +02:00
OpCodeTable.cs
T32: Implement load/store single (immediate) (#3186)
2022-04-21 01:25:43 +02:00
RegisterSize.cs
…
ShiftType.cs
…